

SANYO Semiconductors DATA SHEET



CMOS IC LC87F7DJ2C — FROM 192K byte, RAM 8K byte on-chip 8-bit 1-chip Microcontroller

Overview

The SANYO LC87F7DJ2C is an 8-bit microcomputer that, centered around a CPU running at a minimum bus cycle time of 50ns, integrates on a single chip a number of hardware features such as 1928K-byte flash ROM (onboard programmable), 8K-byte RAM, an on-chip debugger, a LCD controller/driver, sophisticated 16-bit timer/counter (may be divided into 8-bit timers), a 16-bit timer/counter (may be divided into 8-bit timers/counters or 8-bit PWMs), four 8-bit timers with a prescaler, a 16-bit timer with a prescaler (may be divided into 8-bit timers), a base timer serving as a timeof-day clock, a day and time counter, a synchronous SIO interface (with automatic block transmission/reception capabilities), an asynchronous/synchronous SIO interface, two UART ports (full duplex), an 12-bit 15-channel AD converter, two 12-bit PWM channels, a high-speed clock counter, a system clock frequency divider, a small signal detector, two remote control receive functions, and a 31-source 10-vector interrupt feature.

Features

Flash ROM

- Capable of on-board-programming with wide range, 3.0 to 3.6V, of voltage source.
- Block-erasable in 2-byte units
- 196608 × 8 bits

■RAM

• 8192×9 bits

■Minimum Bus Cycle Time

• 50.0ns (20MHz) VDD=2.7 to 3.6V Note: The bus cycle time here refers to the ROM read speed.

> * This product is licensed from Silicon Storage Technology, Inc. (USA), and manufactured and sold by SANYO Semiconductor Co., Ltd.

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co., Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

■Minimum Instruction Cycle Time (tCYC) • 150ns (20MHz) VDD=2.7 to 3.6V ■Ports • Normal withstand voltage I/O ports Ports whose I/O direction can be designated in 1 bit units 29 (P0n, P1n, P70 to P73, P8n, XT2) Normal withstand voltage input port 1 (XT1) • LCD ports Segment output 54 (S00 to S53) Common output 4 (COM0 to COM3) Bias terminals for LCD driver 3 (V1 to V3) Other functions Input/output ports 54 (P3n, PAn, PBn, PCn, PDn, PEn, PFn,) Input ports 7 (PLn) • Dedicated oscillator ports 2 (CF1, CF2) • Reset pin $1(\overline{\text{RES}})$ • Power pins 6 (VSS1 to VSS3, VDD1 to VDD3) ■LCD Controller 1) Seven display modes are available (static, 1/2, 1/3, 1/4 duty $\times 1/2$, 1/3 bias) 2) Segment output and common output can be switched to general-purpose input/output ports ■Small Signal Detection (MIC signals etc) 1) Counts pulses with the level which is greater than a preset value 2) 2-bit counter ■Timers • Timer 0: 16-bit timer/counter with two capture registers. Mode 0: 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers) \times 2 channels Mode 1: 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers) + 8-bit counter (with two 8-bit capture registers) Mode 2: 16-bit timer with an 8-bit programmable prescaler (with two 16-bit capture registers) Mode 3: 16-bit counter (with two 16-bit capture registers) • Timer 1: 16-bit timer/counter that supports PWM/toggle outputs Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs) + 8-bit timer/counter with an 8-bit prescaler (with toggle outputs) Mode 1: 8-bit PWM with an 8-bit prescaler \times 2 channels Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs) (toggle outputs also possible from the lower-order 8 bits) Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs) (The lower-order 8 bits can be used as PWM.) • Timer 4: 8-bit timer with a 6-bit prescaler • Timer 5: 8-bit timer with a 6-bit prescaler • Timer 6: 8-bit timer with a 6-bit prescaler (with toggle output) • Timer 7: 8-bit timer with a 6-bit prescaler (with toggle output) • Timer 8: 16-bit timer Mode 0: 8-bit timer with an 8-bit prescaler \times 2 channels Mode 1: 16-bit timer with an 8-bit prescaler • Base timer 1) The clock is selectable from the subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output. 2) Interrupts programmable in 5 different time schemes • Day and time counter 1) Using with a base timer, it can be used as 65000 day + minute + second counter.

■High-speed Clock Counter

- 1) Can count clocks with a maximum clock rate of 20MHz (at a main clock of 10MHz).
- 2) Can generate output real-time.

■SIO

- SIO0: 8-bit synchronous serial interface
 - 1) LSB first/MSB first mode selectable
 - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3 tCYC)
 - 3) Automatic continuous data transmission (1 to 256 bits specifiable in 1-bit units, suspension and resumption of data transmission possible in 1-byte units)
- SIO1: 8-bit asynchronous/synchronous serial interface
 - Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
 - Mode 1: Asynchronous serial I/O (half-duplex, 8-data bits, 1-stop bit, 8 to 2048 tCYC baudrates)
 - Mode 2: Bus mode 1 (start bit, 8-data bits, 2 to 512 tCYC transfer clocks)

Mode 3: Bus mode 2 (start detect, 8-data bits, stop detect)

■UART1

- Full duplex
- 7/8/9 bit data bits selectable
- 1 stop bit (2-bit in continuous data transmission)
- Built-in baudrate generator

■UART2

- Full duplex
- 7/8/9 bit data bits selectable
- 1 stop bit (2-bit in continuous data transmission)
- Built-in baudrate generator
- ■AD Converter: 12 bits × 15 channels

■PWM: Multi frequency 12-bit PWM × 2 channels

■Remote Control Receiver Circuit1

- 1) Noise rejection function
- (Units of noise rejection filter: about 120µs, when selecting a 32.768kHz crystal oscillator as a clock.)
- 2) Supporting reception formats with a guide-pulse of half-clock/clock/none.
- 3) Determines a end of reception by detecting a no-signal periods (No carrier). (Supports same reception format with a different bit length.)
- 4) X'tal HOLD mode release function

Remote Control Receiver Circuit2

- 1) Noise rejection function
 - (Units of noise rejection filter: about 120µs, when selecting a 32.768kHz crystal oscillator as a clock.)
- 2) Supporting reception formats with a guide-pulse of half-clock/clock/none.
- 3) Determines a end of reception by detecting a no-signal periods (No carrier).
 - (Supports same reception format with a different bit length.)
- 4) X'tal HOLD mode release function

■Watchdog Timer

- External RC watchdog timer
- Interrupt and reset signals selectable
- Clock Output Function
 - 1) Able to output selected oscillation clock 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64 as system clock.
 - 2) Able to output oscillation clock of sub clock.

■Interrupts

- 31 sources, 10 vector addresses
 - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
 - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INTO
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4/remote control receiver1
4	0001BH	H or L	INT3/base timer/INT5/remote control receiver2
5	00023H	H or L	T0H/INT6
6	0002BH	H or L	T1L/T1H/INT7
7	00033H	H or L	SIO0/UART1 receive/UART2 receive/T8L/T8H
8	0003BH	H or L	SIO1/UART1 transmit/UART2 transmit
9	00043H	H or L	ADC/MIC/T6/T7/PWM4/PWM5
10	0004BH	H or L	Port 0/T4/T5

[•] Priority levels X > H > L

- IFLG (List of interrupt source flag function)
 - 1) Shows a list of interrupt source flags that caused a branching to a particular vector address (shown in the diagram above).
- Subroutine Stack Levels: 4096 levels (The stack is allocated in RAM.)

■High-speed Multiplication/Division Instructions

- 16 bits \times 8 bits (5 tCYC execution time)
- 24 bits \times 16 bits (12 tCYC execution time)
- 16 bits ÷ 8 bits (8 tCYC execution time)
- 24 bits ÷ 16 bits (12 tCYC execution time)

Oscillation Circuits

- RC oscillation circuit (internal):
- CF oscillation circuit:
- Crystal oscillation circuit:

For system clock

- For system clock, with internal Rf and external Rd
- For low-speed system clock, with internal Rf and external Rd
- Frequency variable RC oscillation circuit (internal): For system clock 1) Adjustable in ±4% (typ.) step from a selected center frequency.

2) Measures the frequency of the source oscillation clock using the input signal from XT1 as the reference.

- System Clock Divider Function
 - Can run on low current.
 - The minimum instruction cycle selectable from 300ns, 600ns, 1.2µs, 2.4µs, 4.8µs, 9.6µs, 19.2µs, 38.4µs, and 76.8µs (at a main clock rate of 10MHz).

■Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation. (Some parts of the serial transfer function stops operation.)
- 1) Oscillation is not halted automatically.
- 2) Canceled by a system reset or occurrence of an interrupt

[•] Of interrupts of the same level, the one with the smallest vector address takes precedence.

Continued from preceding page.

- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
- 1) The CF, RC, X'tal, and frequency variable RC oscillators automatically stop operation.
- 2) There are three ways of resetting the HOLD mode.
 - (1) Setting the reset pin to the low level
 - (2) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level
 - (3) Having an interrupt source established at port 0
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer and the remote control receiver circuit.
 - 1) The CF, RC, and frequency variable RC oscillators automatically stop operation.
 - 2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
 - 3) There are five ways of resetting the X'tal HOLD mode.
 - (1) Setting the reset pin to the low level
 - (2) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level
 - (3) Having an interrupt source established at port 0
 - (4) Having an interrupt source established in the base timer circuit
 - (5) Having an interrupt source established in the remote control receiver circuit
- ■On-chip Debugger
 - Supports software debugging with the IC mounted on the target board.
- ■Package Form
 - QIP100E(14×20): Lead-free type/Halogen-free type
 - TQFP100(14×14): Lead-free type/Halogen-free type (Under development)

■Development Tools

• On-chip debugger: TCB87 TypeB +LC87F7DJ2C or TCB87 TypeC(3Lines Cable)+LC87F7DJ2C

Flash ROM Programming Boards

Package	Programming boards
QIP100E(14×20)	W87FQ100
TQFP100(14×14)	W87FSQ100

■Flash ROM Programmer


Maker		Model	Supported version	Device	
	Single	AF9708 AF9709/AF9709B/AF9709C (Including product of Ando Electric Co., Ltd)	(Note 2)	LC87F7DJ2C	
Flash Support Group, Inc. (FSG)	0	AF9723/AF9723B(Main body) (Including product of Ando Electric Co., Ltd)	(Note 2)	1007570 100	
	Gang	AF9833(Unit) (Including product of Ando Electric Co., Ltd)	(Note 2)	LC87F7DJ2C	
Flash Support Group, Inc. (FSG) + SANYO (Note 1)	Onboard Single/Gang	AF9101/AF9103(Main body) (FSG) SIB87(interface driver) (SANYO)	(Note 2)	LC87F7DJ2C	
SANYO	Single/Gang	SKK/SKK Type B (SANYO FWS)	Application Version After 1.05		
SANYU	Onboard Single/Gang	SKK-DBG Type B (SANYO FWS)	Chip Data Version After 2.23	LC87F7DJ2C	

Note 1: With the FSG onboard programmer (AF9101/AF9103) and the serial interface driver provided by SANYO, PC-less standalone onboard programming is possible


Note 2: Depending on programming conditions, it is necessary to use a dedicated programming device and a program. Please contact SANYO or FSG if you have any questions or difficulties regarding this matter.

Package Dimensions


unit : mm (typ) 3151A




Package Dimensions



Pin Assignments




SANYO: QIP100E(14×20) "Lead-free Type/Halogen-free type"



SANYO: TQFP100(14×14) "Lead-free type/Halogen-free type" (Under development)

System Block Diagram



Pin Description

Option No No Yes
No
Yes
Yes
Yes
Yes
Yes

Continued from p	receding pag	ge.						1
Pin Name	I/O			De	escription			Option
Port 7	I/O	• 4-bit I/O port						No
P70 to P73		 I/O specifiable 	le in 1-bit units					
		 Pull-up resist 	tors can be turne	d on and off in 1	-bit units.			
		Shared pins						
			out/HOLD releas	-		tchdog timer o	utput	
			out/HOLD releas	•	• •			
			out/HOLD releas	-	vent input/timer	0L capture inp	ut/	
			eed clock counte					
			out (with noise fil	,	it input/timer 0H	capture input/		
			control receiver i	•	4			
			input ports: AN8	5 (F70), AN9 (F7	1)			
		Interrupt acki	nowledge type		Picing 8			
			Rising	Falling	Rising &	H level	L level	
		INITO			Falling	a na bla	a na bla	
		INT0	enable	enable	disable	enable	enable	
		INT1 INT2	enable	enable	disable	enable	enable	
			enable	enable	enable	disable	disable	
		INT3	enable	enable	enable	disable	disable	
Port 8	I/O	8-bit I/O port						No
P80 to P87		 I/O specifiable 						
1 00 10 1 07		Shared pins						
		AD converter	input ports: ANC) to AN7				
		Small signal	detector input po	rt: MICIN (P87)				
S0/PA0 to	I/O	Segment out	put for LCD					No
S7/PA7		Can be used	as general-purp	ose I/O port (PA	.)			
S8/PB0 to	I/O	 Segment out 	put for LCD		•			No
S15/PB7		Can be used	as general-purp	ose I/O port (PB	5)			
S16/PC0 to	I/O	 Segment out 	put for LCD					No
S23/PC7		Can be used	as general-purp	ose I/O port (PC	;)			
S24/PD0 to	I/O	 Segment out 						No
S31/PD7		• Can be used	as general-purp	ose I/O port (PD))			
S32/PE0 to	I/O	Segment out	put for LCD					No
S39/PE7		Can be used	as general-purp	ose I/O port (PE)			
S40/PF0 to	I/O	Segment out	put for LCD					No
S47/PF7		Can be used	as general-purp	ose I/O port (PF)			
		PF6: INT6 inp	put					
		PF7: INT7 in	out					
COM0/PL0 to	I/O	Common out	put for LCD					No
COM3/PL3		Can be used	as general-purp	ose input port (F	PL)			
V1/PL4 to	I/O	LCD output b	bias power suppl	у				No
V3/PL6		Can be used	as general-purp	ose input port (F	PL)			
		 Shared pins 						
		AD converter	input ports: AN1	2 (V1) to AN14	(V3)			
		On-chip debu	igger pins: DBGI	P0 (V1) to DBGF	P2 (V3)			
RES	Input	Reset pin						No
XT1	Input	• 32.768kHz c	rystal oscillator ir	nput pin				No
		Shared pins						
		General-purp	ose input port					
		AD converter	input port: AN10)				
			nected to V _{DD} 1 i					
XT2	I/O		rystal oscillator o					No
		Shared pins	-					
		General-purp	ose I/O port					
			input port: AN1	1				
			or oscillation and		t to be used.			
CF1	Input	Ceramic reson						No
	· · · · · · · · · · · · · · · · · · ·	<u> </u>						

Port Output Types

The table below lists the types of port outputs and the presence/absence of a pull-up resistor. Data can be read into any input port even if it is in the output mode.


Port Name	Option Selected in Units of	Option Type	Output Type	Pull-up Resistor
P00 to P07	each bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P10 to P17	each bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P30 to P35	each bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P70	-	No	Nch-open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
P80 to P87	-	No	Nch-open drain	No
S0/PA0 to S47/PF7	-	No	CMOS	Programmable
COM0/PL0 to COM3/PL3	-	No	Input only	No
V1/PL4 to V3/PL6	-	No	Input only	No
XT1	-	No	Input only	No
XT2	-	No	Output for 32.768kHz crystal oscillator (Nch-open drain when in general-purpose output mode)	No

User Option List

Option Name	Option Type	Mask Version *1	Flash Version	Option Selected in Units of	Specified item
	P00 to P07	0	0	each bit	CMOS
	P00 10 P07	0	0	each bh	Nch-open drain
Bort output form	P10 to P17	0	0	each bit	CMOS
Port output form				each bl	Nch-open drain
		0	0	each bit	CMOS
	P30 to P35	0	0	each bh	Nch-open drain
Program start		×	0		00000H
address	-	*2	0	-	1FF00H

*1: Mask option selection - No change possible after the mask is completed.

*2: Program start address of the mask version is 00000h.



*1 Connect the IC as shown below to minimize the noise input to the $V_{\mbox{DD}1}$ pin.

Be sure to electrically short the VSS1, VSS2, and VSS3 pins.

*2 The internal memory is sustained by V_{DD}1. If none of V_{DD}2 and V_{DD}3 are backed up, the high level output at the ports are unstable in the HOLD backup mode, allowing through current to flow into the input buffer and thus shortening the backup time.

Make sure that the port outputs are held at the low level in the HOLD backup mode.

Absolute Maximum Ratings at $Ta = 25^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

	Parameter	Symbol	Pin/Remarks	Conditions			Specifi	cation	
		-			V _{DD} [V]	min	typ	max	uni
	aximum supply Itage	V _{DD} max	V _{DD} 1, V _{DD} 2, V _{DD} 3	V _{DD} 1=V _{DD} 2=V _{DD} 3		-0.3		+4.6	
su LC	pply voltage for D	VLCD	V1/PL4, V2/PL5, V3/PL6	V _{DD} 1=V _{DD} 2=V _{DD} 3		-0.3		V _{DD}	
Inp	out voltage	V _I (1)	Port L XT1, CF1, RES			-0.3		V _{DD} +0.3	v
		V _I (2)	V _{DD} 2, V _{DD} 3			V _{SS}		V _{DD} +0.1	
•	out/output Itage	V _{IO} (1)	Ports 0, 1, 3, 7, 8 Ports A, B, C Ports D, E, F XT2			-0.3		V _{DD} +0.3	
	Peak output current	IOPH(1)	Ports 0, 1, 32 to 35	CMOS output selectedCurrent at each pin		-10			
		IOPH(2)	Ports 30, 31	CMOS output selectedCurrent at each pin		-20			
		IOPH(3)	Ports 71 to 73	Current at each pin		-5			
		IOPH(4)	Ports A, B, C Ports D, E, F	Current at each pin		-5			
ent	Mean output current	IOMH(1)	Ports 0, 1, 32 to 35	CMOS output selected Current at each pin		-7.5			
High level output current	(Note 1-1)	IOMH(2)	Ports 30, 31	CMOS output selected Current at each pin		-15			
outp		IOMH(3)	Ports 71 to 73	Current at each pin		-3			
h level		IOMH(4)	Ports A, B, C Ports D, E, F	Current at each pin		-3			
Hig	Total output	ΣIOAH(1)	Ports 0, 1, 32 to 35	Total of all pins		-25			
	current	ΣIOAH(2)	Ports 30, 31	Total of all pins		-25			
		ΣIOAH(3)	Ports 0, 1, 3	Total of all pins		-45			
		ΣIOAH(4)	Ports 71 to 73	Total of all pins		-5			
		ΣIOAH(5)	Ports A, B, C	Total of all pins		-25			
		ΣIOAH(6)	Ports D, E, F	Total of all pins		-25			
		ΣIOAH(7)	Ports A, B, C Ports D, E, F	Total of all pins		-45			m
	Peak output	IOPL(1)	Ports 0, 1, 32 to 35	Current at each pin				20	
	current	IOPL(2)	Ports 30, 31	Current at each pin				30	
		IOPL(3)	Ports 7, 8 XT2	Current at each pin				10	
		IOPL(4)	Ports A, B, C Ports D, E, F	Current at each pin				10	
	Mean output	IOML(1)	Ports 0, 1, 32 to 35	Current at each pin				15	
nt	current	IOML(2)	Ports 30, 31	Current at each pin				20	
ut curre	(Note 1-1)	IOML(3)	Ports 7, 8 XT2	Current at each pin				7.5	
Low level output current		IOML(4)	Ports A, B, C Ports D, E, F	Current at each pin				7.5	
w lev	Total output	ΣIOAL(1)	Ports 0, 1, 32 to 35	Total of all pins				45	
Γo	current	ΣIOAL(2)	Ports 30, 31	Total of all pins				45	
		ΣIOAL(3)	Ports 0, 1, 3	Total of all pins				80	
		ΣIOAL(4)	Ports 7, 8 XT2	Total of all pins				20	
		ΣIOAL(5)	Ports A, B, C	Total of all pins			-	45	
		ΣIOAL(6)	Ports D, E, F	Total of all pins				45	
		ΣIOAL(7)	Ports A, B, C Ports D, E, F	Total of all pins				80	
Ma	ximum power	Pd max	QIP100E(14×20)	Ta=-40 to +85°C					
dis	sipation		TQFP100(14×14)	Ta=-40 to +85°C					m\

Note 1-1: The mean output current is a mean value measured over 100ms.

Continued from prece		2: /2 1	0 IV			Specifi	cation	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Operating ambient temperature	Topr				-40		+85	
Storage ambient temperature	Tstg				-55		+125	°C

Allowable Operating Range at Ta = -40°C to +85°C, $V_{SS1} = V_{SS2} = V_{SS3} = 0V$

_						Specif	ication	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Operating supply voltage (Note 2-1)	V _{DD} (1)	V _{DD} 1=V _{DD} 2=V _{DD} 3	0.150µs ≤ tCYC ≤ 200µs		2.7		3.6	
Memory sustaining supply voltage	VHD	V _{DD} 1	RAM and register contents sustained in HOLD mode.		2.0		3.6	
High level input voltage	V _{IH} (1)	Ports 0, 3, 8 Ports A, B, C, D, E, F Port L	Output disabled	2.7 to 3.6	0.3V _{DD} +0.7		V _{DD}	
	V _{IH} (2)	Port 1 Ports 71 to 73 P70 port input/ interrupt side	Output disabled When INT1VTSL=0 (P71 only)	2.7 to 3.6	0.3V _{DD} +0.7		V _{DD}	
	V _{IH} (3)	P71 interrupt side	Output disabled When INT1VTSL=1	2.7 to 3.6	0.85V _{DD}		V _{DD}	
	V _{IH} (4)	P87 small signal input side	Output disabled	2.7 to 3.6	0.75V _{DD}		V _{DD}	V
	V _{IH} (5)	P70 watchdog timer side	Output disabled	2.7 to 3.6	0.9V _{DD}		V _{DD}	V
	V _{IH} (6)	XT1,XT2,CF1, RES		2.7 to 3.6	0.75V _{DD}		V _{DD}	
Low level input voltage	V _{IL} (1)	Ports 0, 3, 8 Ports A, B, C, D, E, F Port L	Output disabled	2.7 to 3.6	V _{SS}		0.2V _{DD}	
	V _{IL} (2)	Port 1 Ports 71 to 73 P70 port input/ interrupt side	Output disabled When INT1VTSL=0 (P71 only)	2.7 to 3.6	V _{SS}		0.2V _{DD}	
	V _{IL} (3)	P71 interrupt side	Output disabled When INT1VTSL=1	2.7 to 3.6	V _{SS}		0.45V _{DD}	
	∨ _{IL} (4)	P87 small signal input side	Output disabled	2.7 to 3.6	V _{SS}		0.25V _{DD}	
	V _{IL} (5)	P70 watchdog timer side	Output disabled	2.7 to 3.6	V _{SS}		0.8V _{DD} -1.0	
	V _{IL} (6)	XT1,XT2,CF1,RES		2.7 to 3.6	VSS		0.25V _{DD}	
Instruction cycle time (Note 2-2)	tCYC			2.7 to 3.6	0.150		200	μs
External system clock frequency	FEXCF(1)	CF1	 CF2 pin open System clock frequency division ratio=1/1 External system clock duty=50±5% 	2.7 to 3.6	0.1		20	MHz
			CF2 pin open System clock frequency division ratio=1/2	2.7 to 3.6	0.2		40	

Note 2-1: V_{DD} must be held greater than or equal to 3.0V in the flash ROM onboard programming mode.

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

	Symbol				Specification				
Parameter		Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
Oscillation frequency	FmCF(1)	CF1, CF2	20MHz ceramic oscillation See Fig. 1.	2.7 to 3.6		20			
range	FmRC		Internal RC oscillation	2.7 to 3.6	0.3	1.0	2.0		
(Note 2-3)	FmVMRC(1)	FmVMRC(1) • Frequency source osc • When VMRAJ2 to VMFAJ2 to	Frequency variable RC source oscillation When VMRAJ2 to 0=4, VMFAJ2 to 0=0, VMSL4M=0	2.7 to 3.6		10		MHz	
	FmVMRC(2)		 Frequency variable RC source oscillation When VMRAJ2 to 0=4, VMFAJ2 to 0=0, VMSL4M=1 	2.7 to 3.6		4			
	FsX'tal	XT1, XT2	32.768kHz crystal oscillation See Fig. 2.	2.7 to 3.6		32.768		kHz	
Frequency	OpVMRC(1)		When VMSL4M=0	2.7 to 3.6	8	10	12		
variable RC oscillation usable range	OpVMRC(2)		When VMSL4M=1	2.7 to 3.6	3.5	4	4.5	MHz	
Frequency variable RC	VmADJ(1)		Each step of VMRAJn (Wide range)	2.7 to 3.6	8	24	64		
oscillation adjustment range	VmADJ(2)		Each step of VMFAJn (Small range)	2.7 to 3.6	1	4	8	%	

Note 2-3: See Tables 1 and 2 for the oscillation constants.

Parameter	Cumph of	Pin/Remarks	Conditions			Specific	ation	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High level input	I _{IH} (1)	Ports 0, 1, 3, 7, 8	Output disabled					
current		Ports A, B, C Ports D, E, F	 Pull-up resistor off V_{IN}=V_{DD} (Including output Tr's 	2.7 to 3.6			1	
		Port L	off leakage current)					
	I _{IH} (2)	RES	V _{IN} =V _{DD}	2.7 to 3.6			1	
	I _{IH} (3)	XT1, XT2	For input port specification VIN=VDD	2.7 to 3.6			1	
	I _{IH} (4)	CF1	V _{IN} =V _{DD}	2.7 to 3.6			15	
	I _{IH} (5)	P87 small signal input side	V _{IN} =VBIS+0.5V (VBIS: Bias voltage)	2.7 to 3.6	1.5	5.5	10	
Low level input current	l _{IL} (1)	Ports 0, 1, 3, 7, 8 Ports A, B, C Ports D, E, F Port L	 Output disabled Pull-up resistor off V_{IN}=V_{SS} (Including output Tr's off leakage current) 	2.7 to 3.6	-1			μΑ
	I _{IL} (2)	RES	V _{IN} =V _{SS}	2.7 to 3.6	-1			
	I _{IL} (3)	XT1, XT2	For input port specification VIN=VSS	2.7 to 3.6	-1			
	I _{IL} (4)	CF1	V _{IN} =V _{SS}	2.7 to 3.6	-15			
	I _{IL} (5)	P87 small signal input side	V _{IN} =VBIS-0.5V (VBIS : Bias voltage)	2.7 to 3.6	-10	-5.5	-1.5	

Parameter	Symbol	Pin/Remarks	Conditions			Specific	ation	
T diamotor	Cymbol	T myrtonianto	Contantionio	V _{DD} [V]	min	typ	max	unit
High level output voltage	V _{OH} (1)	Ports 0, 1, 32 to 35	I _{OH} =-0.4mA	2.7 to 3.6	V _{DD} -0.4			
	V _{OH} (2)	Ports 30, 31	I _{OH} =-1.6mA	2.7 to 3.6	V _{DD} -0.4			
	V _{OH} (3)	Ports 71 to 73	I _{OH} =-0.4mA	2.7 to 3.6	V _{DD} -0.4			
	V _{OH} (4)	Ports A, B, C Ports D, E, F	I _{OH} =-0.4mA	2.7 to 3.6	V _{DD} -0.4			
Low level output voltage	V _{OL} (1)	Ports 0, 1, 32 to 35 Ports 30,31 (PWM function output mode)	I _{OL} =1.6mA	2.7 to 3.6			0.4	
	V _{OL} (2)	Ports 30, 31 (Port function output mode)	I _{OL} =5mA	2.7 to 3.6			0.4	v
	V _{OL} (3)	Ports 7, 8 XT2	I _{OL} =1.6mA	2.7 to 3.6			0.4	
	V _{OL} (4)	Ports A, B, C Ports D, E, F	I _{OL} =1.6mA	2.7 to 3.6			0.4	
LCD output voltage regulation	VODLS	S0 to S53	 I_O=0mA VLCD, 2/3VLCD,1/3VLCD level output See Fig. 8. 	2.7 to 3.6	0		±0.2	
	VODLC	COM0 to COM3	IO=0mA VLCD, 2/3VLCD,1/2VLCD, 1/3VLCD level output See Fig. 8.	2.7 to 3.6	0		±0.2	
LCD bias resistor	RLCD(1)	Resistance per one bias resister	See Fig. 8.	2.7 to 3.6		60		
	RLCD(2)	Resistance per one bias resister 1/2 mode	See Fig. 8.	2.7 to 3.6		30		kΩ
Resistance of pull-up MOS Tr.	Rpu(1)	Ports 0, 1, 3, 7 Ports A, B, C Ports D, E, F	V _{OH} =0.9V _{DD}	2.7 to 3.6	18	50	150	
Hysterisis voltage	VHYS(1)	Ports 1, 7 RES		2.7 to 3.6		0.1V _{DD}		v
	VHYS(2)	P87 small signal input side		2.7 to 3.6		0.1V _{DD}		v
Pin capacitance	СР	All pins	 For pins other than that under test: V_{IN}=V_{SS} f=1MHz Ta=25°C 	2.7 to 3.6		10		pF
Input sensitivity	Vsen	P87 small signal input side		2.7 to 3.6	0.12V _{DD}			Vp-p

		Deremeter	Symbol	Pin/Remarks	Conditions			Spec	ification	
	F	Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
		Frequency	tSCK(1)	SCK0(P12)	See Fig. 6.		2			
	ck	Low level pulse width	tSCKL(1)	_			1			
	Input clock	High level pulse width	tSCKH(1)	_		2.7 to 3.6	1			tCYC
Serial clock	I		tSCKHA(1)		 Continuous data transmission/reception mode See Fig. 6. (Note 4-1-2) 		4			
Serial		Frequency	tSCK(2)	SCK0(P12)	CMOS output selected See Fig. 6.		4/3			
	ock	Low level pulse width	tSCKL(2)	_				1/2		tSCK
	Output clock	High level pulse width	tSCKH(2)	_		2.7 to 3.6		1/2		ISOK
	Õ		tSCKHA(2)		 Continuous data transmission/reception mode CMOS output selected See Fig. 6. 		tSCKH(2) +2tCYC		tSCKH(2) +(10/3) tCYC	tCYC
Serial input	Da	ita setup time	tsDI(1)	SB0(P11), SI0(P11)	Must be specified with respect to rising edge of SIOCLK.	274226	0.03			
Serial	Da	ta hold time	thDI(1)		• See Fig. 6.	2.7 to 3.6	0.03			
	clock	Output delay time	tdD0(1)	SO0(P10), SB0(P11)	Continuous data transmission/reception mode (Note 4-1-3)				(1/3)tCYC +0.05	μs
Serial output	Input clock		tdD0(2)		Synchronous 8-bit mode (Note 4-1-3)	2.7 to 3.6			1tCYC +0.05	
Seria	Output clock		tdD0(3)		(Note 4-1-3)				(1/3)tCYC +0.05	

Serial I/O Characteristics at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$ 1. SIO0 Serial I/O Characteristics (Note 4-1-1) at $V_{DD}=2.7V$ to 3.6V, 0.190µs≤tCYC≤200µs

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: To use serial-clock-input in continuous trans/rec mode, a time from SIORUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.

2. SIO1 Serial I/O Characteristics (Note 4-2-1)

		Parameter	Symbol	Pin/Remarks	Conditions			Spec	ification	
		Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
	×	Frequency	tSCK(3)	SCK1(P15)	See Fig. 6.		2			
	Input clock	Low level pulse width	tSCKL(3)			2.7 to 3.6	1			101/0
Serial clock	Ч	High level pulse width	tSCKH(3)				1			tCYC
Serial	ock	Frequency	tSCK(4)	SCK1(P15)	CMOS output selected See Fig. 6.		2			
	Output clock	Low level pulse width	tSCKL(4)			2.7 to 3.6		1/2		tSCK
	õ	High level pulse width	tSCKH(4)					1/2		ISCK
Serial input	Da	ata setup time	tsDI(2)	SB1(P14), SI1(P14)	 Must be specified with respect to rising edge of SIOCLK. 		0.03			
Serial	Da	ata hold time	thDI(2)		• See Fig. 6.	2.7 to 3.6	0.03			
Serial output	Οι	itput delay time	tdD0(4)	SO1(P13), SB1(P14)	 Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6. 	2.7 to 3.6			(1/3)tCYC +0.05	μs

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

Pulse Input Conditions at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, VSS1 = VSS2 = VSS3 = 0V

Devenuetor	O mark al	Dia (Dia angles	Quaditions			Spee	cification	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High/low level pulse width	tPIH(1) tPIL(1)	INT0(P70), INT1(P71), INT2(P72), INT4(P30 to P33), INT5(P34 to P35), INT6(P30), INT6(P30),	 Interrupt source flag can be set. Event inputs for timer 0 or 1 are enabled. 	2.7 to 3.6	1			
	tPIH(2) tPIL(2)	INT3(P73) when noise filter time constant is 1/1	 Interrupt source flag can be set. Event inputs for timer 0 are enabled. 	2.7 to 3.6	2			tCYC
	tPIH(3) tPIL(3)	INT3(P73) when noise filter time constant is 1/32	 Interrupt source flag can be set. Event inputs for timer 0 are enabled. 	2.7 to 3.6	64			
	tPIH(4) tPIL(4)	INT3(P73) when noise filter time constant is 1/128	 Interrupt source flag can be set. Event inputs for timer 0 are enabled. 	2.7 to 3.6	256			
	tPIH(5) tPIL(5)	MICIN(P87)	Condition that signal is accepted to small signal detection counter.	2.7 to 3.6	1			
	tPIH(6) tPIL(6)	RMIN(P73)	Condition that signal is accepted to remote control receiver circuit.	2.7 to 3.6	4			RMCK (Note5-1)
	tPIL(7)	RES	Resetting is enabled.	2.7 to 3.6	200			μs

Note 5-1: RMCK is an unit for the base clock (40tCYC/50tCYC/Sub-Clock) of remote control receiver circuit.

AD Converter Characteristics at $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$ <12bits AD Converter Mode at Ta =-30 to +70°C>

Parameter	Symbol	Pin/Remarks	Conditions			Specit	fication	
Parameter	Symbol	Fin/Itemaiks	Conditions	V _{DD} [V]	min	typ	max	unit
Resolution	Ν	AN0(P80) to		2.7 to 3.6		12		bit
Absolute accuracy	ET	AN7(P87), AN8(P70),	(Note 6-1)	2.7 to 3.6			±16	LSB
Conversion time	tCAD	AN9(P71), AN10(XT1),	See Conversion time calculation formulas.	2.9 to 3.6	32		115	μs
ume		AN11(XT2)	(Note 6-2)	2.7 to 3.6	45		115	μσ
Analog input voltage range	VAIN			2.7 to 3.6	V _{SS}		V _{DD}	V
Analog port	IAINH]	VAIN=V _{DD}	2.7 to 3.6			1	
input current	IAINL		VAIN=V _{SS}	2.7 to 3.6	-1			μA

<8bits AD Converter Mode at Ta =-30 to +70°C>

Parameter	Cumhol	Pin/Remarks	Conditions			Speci	fication	
Parameter	Symbol	T III/I Cernaixo	Conditions	V _{DD} [V]	min	typ	max	unit
Resolution	Ν	AN0(P80) to		2.7 to 3.6		8		bit
Absolute accuracy	ET	AN7(P87), AN8(P70),	(Note 6-1)	2.7 to 3.6			1.5	LSB
Conversion	TCAD	AN9(P71),	See Conversion time calculation	2.7 to 3.6	20.00		90	
time		AN10(XT1), AN11(XT2)	formulas. (Note 6-2)	2.7 to 3.6	34.27		90	μs
Analog input voltage range	VAIN			2.7 to 3.6	V _{SS}		V _{DD}	V
Analog port	IAINH		VAIN=V _{DD}	2.7 to 3.6			1	
input current	IAINL		VAIN=V _{SS}	2.7 to 3.6	-1			μA

<Conversion time calculation formulas>

12bits AD Converter Mode: TCAD(Conversion time)= $((52/(division ratio)) + 2) \times (1/3) \times tCYC$ 8bits AD Converter Mode: TCAD(Conversion time)= $((32/(division ratio)) + 2) \times (1/3) \times tCYC$

<Recommended Operating Conditions>

External oscillation	Operating supply voltage range	System division ratio	Cycle time	AD division ratio	AD conversion time (tCAD) [μs]		
FmCF [MHz]	V _{DD} [V]	(SYSDIV)	tCYC [ns]	(ADDIV)	12bit AD	8bit AD	
20	2.9 to 3.6	1/1	150	1/16	41.70	25.70	
15	2.7 to 3.6	1/1	200	1/16	55.6	34.27	

- Note 6-1: The quantization error (±1/2LSB) must be excluded from the absolute accuracy. The absolute accuracy must be measured in the microcontroller's state in which no I/O operations occur at the pins adjacent to the analog input channel.
- Note 6-2: The conversion time refers to the period from the time an instruction for starting a conversion process till the time the conversion results register(s) are loaded with a complete digital conversion value corresponding to the analog input value.

The conversion time is 2 times the normal-time conversion time when:

- The first AD conversion is performed in the 12-bit AD conversion mode after a system reset.
- The first AD conversion is performed after the AD conversion mode is switched from 8-bit to 12-bit conversion mode.

Consumption Current Characteristics at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Parameter	Symbol	Pin/	Conditions			Specific	cation	
Parameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Normal mode consumption current (Note 7-1)	IDDOP(1)	V _{DD} 1 =V _{DD} 2 =V _{DD} 3	 FmCF=15MHz ceramic oscillation mode FmX'tal=32.768kHz crystal oscillation mode System clock set to 12MHz side Internal RC oscillation stopped. Frequency variable RC oscillation stopped. 1/1 frequency division ratio 	2.7 to 3.6		6.1	15.6	
	IDDOP(2)		 FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode System clock set to internal RC oscillation Frequency variable RC oscillation stopped. 1/2 frequency division ratio 	2.7 to 3.6		0.4	1.7	
	IDDOP(3)		FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode Internal RC oscillation stopped. System clock set to 10MHz with frequency variable RC oscillation 1/1 frequency division ratio	2.7 to 3.6		4.3	12.0	mA
	IDDOP(4)		 FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode Internal RC oscillation stopped. System clock set to 4MHz with frequency variable RC oscillation 1/1 frequency division ratio 	2.7 to 3.6		2.1	6.6	
	IDDOP(5)		FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode System clock set to 32.768kHz side Internal RC oscillation stopped. Frequency variable RC oscillation stopped. 1/2 frequency division ratio	2.7 to 3.6		19.3	73	μΑ

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

Parameter	Cumb al	Pin/	Conditions			Specif	ication	
Parameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
HALT mode consumption current (Note 7-1)	IDDHALT(1)	V _{DD} 1 =V _{DD} 2 =V _{DD} 3	HALT mode FmCF=12MHz ceramic oscillation mode FmX'tal=32.768kHz crystal oscillation mode System clock set to 12MHz side Internal RC oscillation stopped. Frequency variable RC oscillation stopped. 1/1 frequency division ratio	2.7 to 3.6		2.7	6.8	
	IDDHALT(2)		HALT mode FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode System clock set to internal RC oscillation Frequency variable RC oscillation stopped. 1/2 frequency division ratio	2.7 to 3.6		0.2	0.75	
	IDDHALT(3)		 HALT mode FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode Internal RC oscillation stopped. System clock set to 10MHz with frequency variable RC oscillation 1/1 frequency division ratio 	2.7 to 3.6		1.6	4.6	mA
	IDDHALT(4)		 HALT mode FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode Internal RC oscillation stopped. System clock set to 4MHz with frequency variable RC oscillation 1/1 frequency division ratio 	2.7 to 3.6		0.7	1.75	
	IDDHALT(5)		HALT mode FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode System clock set to 32.768kHz side Internal RC oscillation stopped. Frequency variable RC oscillation stopped. 1/2 frequency division ratio	2.7 to 3.6		12.4	54.9	
HOLD mode consumption current	IDDHOLD(1)	V _{DD} 1	HOLD mode CF1=V _{DD} or open (External clock mode)	2.7 to 3.6		0.06	18.4	μΑ
Timer HOLD mode consumption current	IDDHOLD(2)	V _{DD} 1	Timer HOLD mode CF1=V _{DD} or open (External clock mode) FmX'tal=32.768kHz crystal oscillation mode	2.7 to 3.6		10.14	34.4	

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

F-ROM Write Characteristics at $Ta = +10^{\circ}C$ to $+55^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Parameter	Cumbal	Pin/Rem	Conditions			Specif	ication	
Parameter	Symbol	arks	Conditions	V _{DD} [V]	min	typ	max	unit
Onboard programming current	IDDFW(1)	V _{DD} 1	128-byte programmingErasing current included	3.0 to 3.6				mA
Programming time	tFW(1)		 128-byte programming Erasing current included Time for setting up 128-byte data is excluded. 	3.0 to 3.6				ms

UART (Full Duplex) Operating Conditions at Ta = -40 to $+85^{\circ}C$, $V_{SS1} = V_{SS2} = V_{SS3} = 0V$


Parameter	Querra ha a l	Dia (Dama dua	Quanditiana		Specification			
	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min t	typ	max	unit
Transfer ate	UBR	UTX(P32), URX(P33)		2.7 to 3.6	16/3		8192/3	tCYC


Data length: 7/8/9 bits (LSB first)


Stop bits: 1 bit (2-bit in continuous data transmission)

Parity bits: None

Example of 8-bit Data Transmission Mode Processing (Transmit Data=55H)







Characteristics of a Sample Main System Clock Oscillation Circuit

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a SANYO-designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 1 Characteristics of a Sample Main System Clock Oscinator Circuit with a Ceranic Oscinator											
Nominal Frequency	Vendor Name	Oscillator Name	Circuit Constant				Operating Voltage	Oscillation Stabilization Time		Demerius	
			C1	C2	Rf1	Rd1	Range	typ	max	Remarks	
			[pF]	[pF]	[Ω]	[Ω]	[V]	[ms]	[ms]		
20MHz	MURATA	CSTCE20M0V51-R0	(5)	(5)	Open	150	2.7 to 3.6	0.05	0.15	Values shown in parentheses are	
		CSTLS20M0X51-B0	(5)	(5)	Open	0	2.7 to 3.6	0.05	0.15	capacitance included in the oscillator	

Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after V_{DD} goes above the operating voltage lower limit (see Figure 4).

Characteristics of a Sample Subsystem Clock Oscillator Circuit

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a SANYOdesignated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 2 Characteristics of a Sample Subsystem Clock Oscillator Circuit with a Crystal Oscillator

	Nominal	Vendor Name	Oscillator	Circuit Constant				Operating	Oscillation Stabilization Time		Demerles
Frequency	vendor Name	Name	C3	C4	Rf2	Rd2	Voltage Range	typ	max	Remarks	
				[pF]	[pF]	[Ω]	[Ω]	[V]	[s]	[s]	
	32.768kHz										

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillation circuit is executed and to the time interval that is required for the oscillation to get stabilized after the HOLD mode is reset (see Figure 4).

Note: The components that are involved in oscillation should be placed as close to the IC and to one another as possible because they are vulnerable to the influences of the circuit pattern.




Figure 1 CF Oscillator Circuit





Figure 2 XT Oscillator Circuit




Figure 3 AC Timing Measurement Point



HOLD Reset Signal and Oscillation Stabilization Time





Note:

Determine the value of C_{RES} and R_{RES} so that the reset signal is present for a period of 200µs after the supply voltage goes beyond the lower limit of the IC's operating voltage.






Figure 6 Serial I/O Waveforms




Figure 7 Pulse Input Timing Signal Waveform




Figure 8 LCD Bias Resistor

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of October, 2010. Specifications and information herein are subject to change without notice.